

(12) UK Patent Application (19) GB (11) 2 301 239 (13) A

(43) Date of A Publication 27.11.1996

(21) Application No 9510526.8

(22) Date of Filing 24.05.1995

(71) Applicant(s)

Stephen Soar
Temple Works, Temple Street, OLDHAM, Lancashire,
OL1 3NJ, United Kingdom

Simon Richard Greenwood
Brookdale Cottage, Chelford Road, Henbury,
MACCLESFIELD, Cheshire, SK10 3LH,
United Kingdom

(72) Inventor(s)

Stephen Soar
Simon Richard Greenwood

(74) Agent and/or Address for Service

Appleyard Lees
15 Clare Road, HALIFAX, West Yorkshire, HX1 2HY,
United Kingdom

(51) INT CL⁶

H02M 5/22 3/10 3/28 7/12 // H02M 3/135 3/155 3/315
3/335 5/257 5/293 7/155 7/217

(52) UK CL (Edition O)

H2F FDACX FFCX FMDXX FXX F9H6 F9K12 F9L2 F9Q
F9SX F9T2 F9T4B F9T5 F9T6 F91DR F91LM F91TH
F91TR F91WM

(56) Documents Cited

GB 2279514 A	GB 2271226 A	GB 2265771 A
GB 2258351 A	GB 2207565 A	GB 2200803 A
GB 2177556 A	GB 2170663 A	GB 2137030 A
GB 2050081 A		

(58) Field of Search

UK CL (Edition N) H2F FMDRT FXT

(54) Electric converter

(57) In a voltage regulator converter circuit comprising an input 20 and an output 25, an input signal can be controlled by applying a high frequency switching signal (1KHz - 30MHz) to an input circuit 12, 13, 16 and 17. An output of the circuit is obtained via an inductor 28 and a capacitor 29. The input can be DC to 500Hz and the output can be DC or AC. Switches 12, 13, 16 and 17 can be thyristors, bipolar transistors, field effect transistors or IGBi transistors. Diodes 11, 14, 15 and 18 are connected in series with the switches 12, 13, 16 and 17. In an alternative embodiment (Fig 9) the four switches can be connected in series between an AC input and an output is obtained from a centre point of the series connection via an inductor (106) and a capacitor (107). A further aspect (Fig 10) relates to transformer coupled input and output switching stages. A still further aspect relates to a method of transforming or regulating an input signal by controlling a switch to vary the on-off times of the switch.




FIG. 6

At least one drawing originally filed was informal and the print reproduced here is taken from a later filed formal copy.

The claims were filed later than the filing date within the period prescribed by Rule 25(1) of the Patents Rules 1995

GB 2 301 239 A




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10

ELECTRONIC TRANSFORMER/REGULATOR

The present invention relates to the field of electrical power supplies, and particularly although not exclusively to an AC voltage regulator.

5

A conventional AC variable transformer (a variac) for stepping down a mains voltage, for example 240 volts AC to a reduced AC voltage, comprises an AC input terminal, across which is connected an inductive winding, and an AC output terminal, which takes power from the winding at a selectable voltage, depending upon where a wiper blade is positioned along the winding. The wiper is typically a rotating wiper which rotates across the winding which is formed in a substantially cylindrical or ring shape. The wiper may be drive by a servo motor, in order to automatically move the wiper, thus varying the output voltage, in response to a control signal.

15

However, the conventional variac has the problem of high weight, large size, poor response time in moving the wiper blade, and produces noise which is fed back onto the mains supply, and at the output terminal.

20

In the field of conventional DC step down regulators an example of which is as shown in figure 1 of the accompanying drawings, a conventional DC regulator is provided with a DC input, a DC output, and a pair of switches comprising first and second switches 1,2 respectively, which operate at high frequency. The output voltage at the output terminal is proportional to the mark space ratio of the switching signal which is used to control the switches. For example if the pair of switches 1,2 operate to connect the DC output to the DC input with a 50% mark/space ratio, the output voltage V_{out} provided at the output terminal, after smoothing by the smoothing circuit

25

comprising a capacitor 4 and an inductor choke 3, will be 50% of the input voltage V_{in} , ie. related by the expression:

$$V_{out} = 50\% V_{in}$$

5

Similarly, for a 20% mark/space ratio for the switches 1,2 connecting the DC input to the DC output, the output voltage will be 20% of the input voltage, ie:

10

$$V_{out} = 20\% V_{in}$$

15 In the conventional DC regulators it is essential that the pair of switches 1 and 2 do not close simultaneously, as this will cause short circuit of the DC input supply. Thus the switches 1,2 are controlled so that the switch 1 opens just before the switch 2 closes, and conversely the switch 2 opens just before the switch 1 closes. In the period in each switching cycle, in which both the switches 1 and 2 are open is called the "dead time".

20 During the dead time, the choke inductor 3 is open circuit, and consequently, the stored energy in the choke produces high voltages which occur across the switches 1, 2. This often leads to catastrophic failure of the circuit elements, particularly the switches.

25 The conventional circuit of figure 1 may be modified by the inclusion of a respective diode connected in parallel with each of the switches 1,2 to provide the arrangement as shown in figure 2 of the accompanying drawings.

In the circuit of figure 2, during the dead time a current path is maintained through one or other of the diodes, depending on the direction of current, and current may be returned to the DC rails.

5 Due to the inclusion of the first and second diodes, the voltage at a node X, between the switches 1,2 is unable to fluctuate outside the incoming DC input voltage plus the diode's forward voltage drop, so that the voltage occurring across either switch cannot exceed the DC supply voltage by more than the forward voltage drop of a conducting diode.

10

In figures 3 to 5, there are shown various modes of operation of the circuit of figure 2, being in figure 3, with the first switch 1 closed, in figure 4 with both of the first and second switches 1,2 open (corresponding to the dead time in the switching cycle) and in figure 5 showing the second switch 2 closed. The dotted lines show the current flow in each of these conditions. Referring to figure 4, when both of the first and second switches are open, there exists a current path between the DC output terminals, via the second diode 7. Similarly, referring to figure 5, when the second switch is closed, a current path flows between the DC output terminals via the closed second switch.

15
20

Referring to figure 3, when the first switch is closed and the second switch is open, current may flow directly between the DC input rails and DC output rails, and the voltage across the DC output is limited to be no more than the voltage occurring across the DC input supply.

25

Specific embodiments to the present invention aim to provide an AC voltage regulator which has reduced size and weight compared to conventional

wire wound variable transformers of the type including a wiper blade driven across a winding by manual means or by a servo motor.

5 Embodiments of the present invention seek to provide an easily controlled AC voltage regulator capable of transforming alternating current of a first voltage into alternating current of a second voltage.

10 According to a first aspect of the present invention there is provided a voltage regulator circuit comprising:

an AC input having first and second input terminals for receiving an AC input signal;

15 an AC output having first and second output terminals for outputting an AC output signal; and

20 switching means for alternatively connecting and disconnecting the input terminals with the output terminals so as to allow or prevent transmission of the input signal to the output, the switching means arranged to switch in response to a control signal,

The circuit may have an advantage of being less bulky than a prior art variac type AC voltage transformer or prior art fixed output auto transformer.

25 Preferably, a said control signal is of a frequency higher than a frequency of said AC input signal.

Preferably, the circuit further comprises a control means for generating the control signal for controlling the switching means.

5 By varying a parameter of the control signal, such as a duty cycle or phase relationship of the control signal, the proportion between the time in which the input is connected to the output, and consequently the proportion between the time in which the AC input signal is transmitted to the output, to appear as the output signal, can be varied. Further, as the rms voltage of the output signal is dependant on the proportion of the AC input signal transmitted
10 to the output, the voltage of the output signal may be controlled by varying the control signal parameter(s).

The circuit may have an advantage of allowing step down in voltage from an AC mains supply of a first, higher voltage, to an AC output of a
15 second, lower voltage, in an easily controllable manner. The circuit may also be used to step up an AC supply of a lower voltage to an AC output voltage of a higher voltage. The circuit may be capable of responding to changes in required output voltage more rapidly than conventional variacs or conventional auto transformers, and of producing an adjustable, stable AC output from an
20 AC input source, without producing significant frequency harmonics fed back onto the input.

Preferably, the switching means comprises a first switching means and a second switching means. Preferably said first switching means is connected
25 between said first input terminal and said first output terminal.

Preferably, said second switching means is connected between said second input terminal and said first output terminal.

Preferably, the first switching means operates to alternately connect and disconnect the first input terminal with the first output terminal. Preferably the second switching means acts to alternately connect and disconnect the first output terminal with at least one of the second input terminal and/or the second output terminal.

Preferably, the first and second switching means are alternately switched during single cycle of a control signal. Preferably the frequency of the switching cycle is in the range 1kHz-100kHz. An input frequency of the AC input supply may lie in the range DC to 500Hz.

Preferably, the first and second switching means operate alternately, in the switching cycle such that when the first switching means is connective, ie. in an ON condition, the second switching means is non connective ie. in an OFF condition, and vice versa.

The first and second switching means are preferably simultaneously each non connecting for a pre determined time in each said switching cycle.

Preferably, in one said switching cycle in which the first and second switching means are alternately turned ON and OFF, the ratio of the duration in which the first switching means is turned ON, to the duration in which the second switching means is turned ON, being variable.

Said control means may comprise a pulse width modulation circuit responding to an input from means such as a potentiometer, computer or a feedback circuit or a combination of these. The control means may provide a control signal comprising a pulse width modulated signal having a frequency

in the range of the operating frequency of the switching means, for example 1kHz-100kHz.

5 Preferably, said first switching means comprises first and second electronic switches. Said first and second electronic switches preferably each comprise a transistor or other semiconductor switching device, operable in response to a said control signal.

10 Preferably, said second switching means comprises third and fourth switches. Said third and fourth switches are preferably operable in response to said control signal.

15 Preferably, said first and second switching means are connected between said first and second input rails, the first and second switching means being connected at a common connection node, which is also connected to said first AC output terminal.

20 Preferably said circuit comprises means for dissipating current from said common node, when said first and second switching means are both non conductive, or "OFF".

25 Preferably said current dissipating means comprise one or a plurality of diodes. Preferably, current is arranged to dissipate via a single transistor and a single diode at any given time.

A said switch and a said diode may be included in a single integrated circuit.

Preferably, there is provided a filter between the output terminal and the input terminal. Said filter is preferably provided between the switching means and the output. The filter preferably comprises an inductor and a capacitor. The conductor may be connected serially between the switching
5 means and the first or second output terminal. The capacitor may be connected in parallel with the first and second output terminal.

According to a second aspect of the present invention, there is provided a transformer circuit for transforming an input signal having an input voltage
10 to an output signal having an output voltage, the transformer circuit comprising:

an input having first and second input terminals for receiving the input
15 signal;

an output having first and second output terminals for outputting the
output signal;

switching means for alternately connecting and disconnecting the input
20 terminals with the output terminals so as to allow or prevent transmission of the input signal to the output, the switching means being arranged to switch in response to a control signal; and

an isolating transformer for isolating the input from the output.
25

Said input signal may comprise a signal of variable voltage. Said input
signal may comprise an AC or a DC signal.

Said output signal may comprise a signal of varying voltage with time.
The output signal may comprise an AC or a DC signal.

5 Preferably said switching means comprises an input switch between the input and a primary of said transformer; and an output switch between the output and a secondary of said transformer.

10 Preferably said input switch is controllable in response to an input control signal. Preferably said output switch is controllable in response to an output control signal.

15 Preferably said input switch is arranged to connect and disconnect said input signal with said transformer primary in response to said input switch control signal. Preferably said output switch is arranged to connect said secondary transformer winding with said output in response to said output switch control signal.

20 By controlling a parameter of said input switch control signal, a time proportion between a period of connection of said input signal with said transformer primary and a period of disconnection of said input signal with said primary may be varied. By controlling a parameter of said output switching signal, a proportion between a period of connection of said transformer secondary with said output and a period of disconnection between said secondary and said output may be controllably varied.

25

By varying of said parameter of said input switch control signal and/or said output switch control signal, an rms voltage of said output signal may be controllably varied.

Suitably, the filter comprises a capacitor connected between the first and second output terminals, and an inductor, preferably a choke, connected in series with the first output terminal between the first output terminal and the switching means.

5

The invention includes a method of transforming or regulating an input signal having an input voltage to produce an output signal having an output voltage, the method comprising the steps of alternately allowing or preventing transmission of the input signal by means of a switch, the switch being
10 controllable to vary the ratio of the time periods in which the input signal is transmitted or prevented, within a switching cycle.

For a better understanding of the invention, and to show how embodiments of the same may be carried into effect, reference will now be
15 made, by way of example, to the accompanying diagrammatic drawings, in which:

Figure 6 shows a first AC voltage regulator according to a first specific embodiment of the present invention;
20

Figure 7 shows the first AC voltage regulator during a positive half cycle of the AC input signal.

Figure 8 shows the first AC voltage regulator during a negative half
25 cycle of the AC input signal;

Figure 9 shows a second AC voltage regulator according to a second specific embodiment of the present invention; and

Figure 10 shows a third specific embodiment according to the present invention.

Referring to figure 6 of the accompanying drawings, a first AC voltage
5 regulator circuit comprises an alternating current input 20 comprising first and
second input terminals 30, 31 connected respectively to a first voltage input
rail 21 and a second voltage input rail 22; connected between the first and
second input voltage rails, first and second switching means 23,24
10 respectively, connected in series across the input voltage rails, the first
switching means comprising a first electronic switch 12 connected in
antiparallel with a third electronic switch 16, and the second switching means
comprising a second electronic switch 13 connected in antiparallel with a
fourth electronic switch 17; connected in series on either side of the first and
15 second switching means, first and second diodes 11,14 respectively, the first
and second diodes arranged for conduction of current in a first direction
between the first and second input rails; connected between the switching
means and the input rails, on either side of the second switching means
respectively, a third diode 15 and a fourth diode 18, the third and fourth
20 diodes arranged for conduction of a current between the first and second input
rails in an opposite direction to the current direction permitted by the first and
second diodes 11,14; an AC output 25 comprising first and second output
terminals 32, 33 respectively, the first output terminal 32 being connected to
a first output rail 26, and the second output terminal 33 being connected to a
25 second output rail 27; a connection between the first and second switching
means being commoned at a node X, the commoned connection being
connected via a series inductor 28 to the first output rail 26; and connected
between the output rails 26,27 of the AC output terminal 25, a capacitor 29,
the capacitor 29 and the inductor 28 forming a smoothing filter.

By "anti parallel" referred above in relation to the connections between the first and third electronic switches 12 and 16 respectively, this may include the situation where two diodes are connected in series. Similarly, for the connection between the second electronic switch 13 and the fourth electronic switch 17.

The circuit of figure 6 operates as follows:

Referring to figure 7 of the accompanying drawings, an alternating current input is applied to the AC input terminals 30, 31. During a positive half cycle of the input waveform signal, the second input rail 22 is held negative with respect to the first input rail 21. The third and fourth switches 16, 17 respectively are held "ON". The third and fourth diodes 15, 18 respectively are reverse biased, and therefore non conductive, and prevent short circuit of the input supply rails/terminals via the third and fourth switches.

The first and second switches 12, 13 are operated via a control means to alternately connect the common node "X" to which the first output rail is connected via the inductor 28, either to the first input rail 21 or to the second input rail 22. During one switching cycle of the control means the average voltage at the common node "X" is substantially proportional to the ratios of "on" time between the first and second switches 12, 13 or to the "Mark to Space Ratio" expressed as a percentage, times the instantaneous voltage across the input terminals 21, 22. The operating frequency of the first and second switches is typically in the order of several tens of kHz, whereas the frequency of the AC input supply may be typically of the order of 50Hz. The a low pass LC filter comprising the inductor 28 and the capacitor 29 is

included to reject the high frequency to prevent this appearing at the output terminals.

5 In each high frequency switching cycle, between switching the first switch 12 "OFF" and switching the second switch 13 "ON" there is a small "dead time" when both the first and second switches are open, (or "OFF") in order to prevent a condition in which the first and second switches both conduct. If both switches were to simultaneously conduct, this would lead to short circuit of the input supply, via the first and second diodes 11,14, which,
10 being forward biased, are both conductive.

During the "dead time" when the first and second switches are "OFF" any current still flowing in the inductor 28 or in the load, which itself may be inductive, is given two paths via which it may flow, either via switch 17 and
15 diode 18 as shown by the dotted line in figure 7 or via the switch 16 and diode 15 as shown by the solid line, thus protecting the first and second switches 12, 13, from high voltages that could otherwise result in damage.

Referring to figure 8 of the drawings, during a negative half cycle of
20 the input supply, the second rails 22,27 and second terminals 31,33 become positive with respect to the first rails 21,26 and first terminals 30,32. The first and second switches 12, 13 are held "ON". The third and fourth switches 16,17 are operated via the control means to alternately connect the common node "X" to which the first output rail is connected via the inductor
25 28, either to the first input rail 21 or to the second input rail 22. During one switching cycle of the control means the average voltage at the common node "X" is substantially proportional to the ratios of the "ON" time between the third and fourth switches 16,17 or to the mark to space ratio expressed as a

percentage, times the instantaneous voltage across the input terminals 21,22. The mark space ratio with which the third and fourth switches are operated in the negative input supply half cycle is preferably the same as the mark space ratio with which the first and second switches are operated during the positive input supply half cycle.

During the "dead time" when the third and fourth switches are "OFF" any current still flowing in the inductor 28 or in the load, which itself may be inductive, is given two paths via which it may flow, either via second switch 13 and second diode 14, as shown dotted in figure 8, or via the first switch 12 and the first diode 11 as shown by the solid line, thus protecting the third and fourth switches 16, 17 from high voltages that could otherwise result in damage.

The overall result at the output terminal is an AC output which is derived from the signal at the node X, when smoothed by the filter circuit comprising the inductor 28 and the capacitor 29, comprises an output signal of the same fundamental frequency as the input supply signal, but of reduced voltage. The voltage relationship between the output signal and the input signal can be written as follows:

$$AC_{out} = AC_{in} \times \text{mark space ratio.}$$

Referring to figure 9 of the accompanying drawings there is shown a second AC voltage regulator circuit according to a second specific embodiment of the present invention. The second AC voltage regulator circuit comprises an AC input 100 having first and second input terminals connected respectively to a first input rail 101 and a second input rail 102; an

AC output 103 comprising first and second output terminals connected respectively to a first AC output rail 104 and a second AC output rail 105; a filter circuit comprising an inductor 106, and a capacitor 107, the inductor connected in series with the first output rail 104, and the capacitor connected
5 across the first and second output rails 104,105; a first switching means 110 connected between the first AC input rail 101 and the first AC output rail 104, a second switching means 111 connected between the second AC input rail 102 and the first AC output rail 104, the first and second switching means connected to each other at a common node X, and the first AC output rail 104
10 connected to the common node X, via the inductor 106.

The first switching means comprises a first electronic switch 113 and a second electronic switch 114 serially connected with a first electronic switch. Connected in parallel across the first switch is a first diode 117.
15 Connected across the second switch is a second diode 118, the second diode arranged for conducting current in an opposite direction to the first diode.

The second switching means 111 comprises a third electronic switch 115 connected in series with a fourth electronic switch 116, the third and
20 fourth electronic switches being connected together in series, between the common node X and the second AC input rail 102 and the second AC output rail 105. Across the third electronic switch 115 is a third diode 119, and connected in parallel across the fourth electronic switch 116 is a fourth diode 120, the third and fourth diodes arranged for conducting current in opposite
25 directions to each other.

The first diode is arranged to conduct current in the same direction as the third diode, and the second diode is arranged to conduct current in the same direction as the fourth diode.

5 The first, second, third and fourth electronic switches are operable in response to a control signal for switching a current channel ON and OFF at a high frequency, in the order of several tens of kHz, for example in the range 1kHz-100kHz.

10 Preferably the electronic switches comprise semiconductor switching devices for example thyristors, bipolar transistors, field effect transistors or insulated gate bipolar transistors. Each switching means and its corresponding diode connected in antiparallel, may be integrated into a single package, or several switches and/or diodes may be packaged together.

15 Operation of the second AC voltage regulator circuit is as follows.

During a positive half cycle of the AC input signal, the first AC input rail 101 is positive with respect to the second AC input rail 102. The second and fourth switching devices 114, 116 respectively are controlled to be
20 conductive, ie. "ON" condition. The first and third switching devices 113, 115 respectively are operated via the control means at high frequency to alternately connect the common node "X" to which the first output rail 104 is connected via inductor 106, either to the first input rail 101, or to the
25 second input rail 102. During one switching cycle of the control means the average voltage at the common node "X" is substantially proportional to the ratios of "on" time between the first and third switches 113, 115 or "Mark to Space Ratio" expressed as a percentage term, times the instantaneous voltage

across the input terminals 101, 102. The operating frequency of the first and third switches is typically in the order of several tens of kHz, whereas the frequency of the AC input supply may be typically of the order of 50Hz. Therefore a low pass LC filter comprising inductor 106 and capacitor 107 is
5 included to reject the high frequency switched voltage at node "X", and pass the low frequency of the input supply voltage.

During the "dead time" when the first and third switches are "OFF" any current flowing in the inductor or in the load which may itself be
10 inductive is given two paths via which to it may flow either via switch 116 and diode 119 as shown by the dotted line or via switch 114 and diode 117 as shown by the solid line thus protecting the first and third switches 113, 115 from high voltages that could otherwise result in damage.

15 During a negative half cycle of the AC input supply, the first input rail 101 becomes negative with respect to the second input rail 102. The first and third switching devices are turned "on" so as to conduct, and the second and fourth switches 118,120 are switched ON and OFF alternately at high frequency, to chop the negative half cycle with a predetermined mark space
20 ratio, so that the signal at the node X comprises a chopped negative voltage with respect to the lower rail 102,105. During the "dead time" between switching the second and fourth switching devices, the second and fourth diodes 118,120 respectively, which are each in parallel with their respective switches, provide current path to the supply rails for dissipation of current
25 from the node X.

During the "dead time", current dissipates from the node X via the third switch 115, and the fourth diode 120. Current may also dissipate via the

switch 113 and the diode 118. Thus the voltage at the node X is unable to float outside AC input voltage range.

5 The specific embodiments to the present invention may have an advantage, that by controlling the switching frequency of the switching means, input frequencies from the range DC to 500Hz may be voltage regulated, without the production of significant harmonic currents or other significant mains interference. This may have an advantage of allowing the specific
10 embodiments to be particularly suited for powering of input voltage sensitive equipment, such as, for example, computing apparatus.

 Circuits according to the specific embodiments may also have an advantage of providing an AC to AC voltage regulator of reduced weight and bulk compared to conventional AC variable transformers (variacs) or auto
15 transformers.

 Typically, specific embodiments to the present invention may be able to maintain a preselected output voltage to within 1% of a preselected value, load and line regulation being typically achieved in less than 10 AC input
20 signal cycles, from changing the input voltage or the load current. Specific embodiments to the present invention may have an advantage of being completely short circuit protected, due the operation of the switching means. The Embodiments may be remotely controlled by a potentiometer or other control means, eg. computer control, and may be shut down within a time
25 scale of 50 μ s.

 The embodiments may have an advantage of providing an AC variable voltage control device including a plurality of switching field effect

transistors, a small amount of mains filtering, low cost control electronics and an output choke, mounted on a single printed circuit board.

Typically the embodiments may be capable of providing power at six
5 amps continuous power or 10amp peak in regulated or non regulated
embodiments. Embodiments may be capable of providing power of
frequencies as low as DC.

Embodiments may have an advantage of being able to respond to
10 required voltage changes more quickly than conventional wire wound variacs,
whilst being lighter, being remotely controllable, and being short circuit
protected. The embodiments may have an advantage of providing very low
electromagnetic interference loaded back onto an AC mains input supply.

15 Referring to figure 10 of the accompanying drawings, there is shown
an electronic isolating transformer according to a third specific embodiment
of the present invention.

The isolating transformer circuit comprises an input 200 consisting of
20 a first input terminal 201 connected to an input supply rail AC1 and a second
input terminal 202 connected to a second input supply rail AC2; an output 250
consisting of a first output terminal 251 connected to an output supply rail
AC3 and a second output terminal 252 connected to a second output supply
rail AC4; an input switching arrangement 210, and an output switching
25 arrangement 211, the input and output switching arrangements being isolated
from each other by a transformer 212, the transformer comprising for
example a small ferrite transformer capable of operation of several tens of
kHz; the input switching arrangement comprising a first input switch 220

comprising the first switching transistor 221 and a second switching transistor 222 connected in series with the first switching transistor, a second input switch 223 comprising a third switching transistor 224 and a fourth switching transistor 225 the third and fourth switching transistors being connected in series with each other, the first input switch being connected in series with the second input switch between the first input terminal 201 and the second input terminal 202; between the first and second input switches is connected one end of a primary winding of the transformer 212, another end of the transformer primary winding being connected to the first and second input terminals 201, 202 via respective first and second series capacitors 226, 227; each of the first to fourth switching transistors being provided with a respective first to fourth parallel diode 228-231, the second diode, connected across the second transistor being arranged for conducting current in a direction opposite to the first diode connected across the first transistor, the third diode connected across the third transistor being arranged for conducting current in a direction opposite to the fourth diode connected across the fourth transistor, the first and third diodes being connected for conducting current in the same direction as each other, and the second and fourth diodes being arranged for conducting current in the same direction as each other. The output switching arrangement 211 comprising a first output switch 260 and a second output switch 261, the first and second output switches being connected in series with each other across the first and second output terminals 251, 252 respectively, the first output switch comprising a fifth switching transistor 262 and a sixth switching transistor 263 and the second output switch comprising a seventh switching transistor 264 and connected in series with an eighth switching transistor 265. Each of the fifth to eighth switching transistors is provided with a respective fifth to eighth diode 266-269 respectively, the fifth diode being connected for conduction of current in

a direction opposite to the sixth diode and the seventh diode being connected for conduction of current in a direction opposite to that allowed by the eighth diode, the fifth and seventh diodes being connected for allowing current in a same direction, and the sixth and eighth diodes being connected for allowing
5 current flow in the same direction, the direction of flow of current allowed by the fifth and seventh diodes being opposite to the direction of current flow allowed by the sixth and eighth diodes.

One end of a secondary winding of the transformer is connected to a
10 node between the first and second output switches, whereas the other end of the secondary winding is connected between third and fourth capacitors 270, 271 to the first output terminal 251 and the second output terminal 252. Each of the first to eighth switching transistors may be controlled by one or more switching signals provided by a control means.

15
Operation of the electronic isolating transformer of figure 10 will now be described. The electronic isolating transformer circuit of figure 10 is capable of transforming a DC or an AC input voltage presented at the first and second input terminals in either a step up or a step down mode to produce
20 an AC or DC output signal at the first and second output terminals 251, 252.

The circuit is capable of four quadrant operation, ie. power flow in either direction, between the input and the output or vice versa. Secondary power factor may be reflected to the primary with only a small extra leading
25 element apparent when the circuit is on light load.

Operation of the circuit of figure 10 is similar to the operation of the circuit of figure 9 as described previously. The first to fourth switching

transistors 221-225, which are each preferably isolated gate bipolar transistors, are series connected across input supply rails AC1, AC2. Each transistor has its respective corresponding diode connected in anti parallel between the collector and emitter. During a positive half cycle, the first and third transistors 221, 224 are switched at high frequency by first and second control signals SIG. A and SIG. B respectively, which are in anti phase, such that when the first transistor is ON the third transistor is OFF and vice versa. The duty cycle of the ON times of the first and third switching transistors 221, 224, is held at near 50:50 with a small amount of "dead time" during which both transistors are "OFF" to ensure that short circuiting of the input supply does not occur during switching transitions. The second and fourth transistors 222 and 225 are held in the "ON" condition and can conduct current in both directions via either the appropriate transistor itself or its associated anti parallel second or fourth diode, 229, 231 as appropriate. The first and third diodes connected in anti parallel with a first and third switching transistors provide paths for current to flow back onto the input supply rails AC1, AC2 from any connected reactive load.

In figure 10, there is shown operation during a mains positive half cycle. The signal SIG. C shows the typical voltage wave form that appears on the primary winding of the transformer during one half cycle of mains applied across the input supply rails AC1 and AC2. The transformer comprises a small ferrite transformer capable of operation at several tens of kHz, and as such the secondary voltage (shown as SIG. D) follows the primary voltage accurately even at these high frequencies. If the output switching arrangement 211 is connected as a second bridge of four series connected isolated gate bipolar transistors as shown and the gate signals are the same as those in the first four isolated gate bipolar transistors 221-225

the resultant output of the circuit across the output rails AC3, AC4, is proportionally and substantially the same as the input signal across the input rails AC1, AC2. In this way, an AC low frequency to AC low frequency signal may be transformed via a small ferrite isolating transformer operating
5 at high frequency.

The embodiments shown will operate over a frequency range from DC to approximately an order of magnitude below the high switching frequency, used for switching the switching transistors, typically 20-80kHz. By adjusting
10 the phase angle between the control signals SIG. A and SIG. B, the output signal and/or between control signals SIG. AA and Sig. BB, and/or the percentage of dead time during its switching cycle on one or both transistor bridges 210, 211 with a possible inclusion of extra inductors in series with a transformer primary and/or secondary, it is possible to adjust the value of the
15 output voltage across the output terminals 251,252 from zero to a value determined by the turns ratio of the ferrite transformer. By this means it is also possible to compensate for voltage drops within the switching devices and transformer regulation, thus providing load compensation.

20 The reader's attention is directed to all papers and documents which are filed concurrently with or previous to this specification in connection with this application and which are open to public inspection with this specification, and the contents of all such papers and documents are incorporated herein by reference.

25

All of the features disclosed in this specification (including any accompanying claims, abstract and drawings), and/or all of the steps of any method or process so disclosed, may be combined in any combination, except

combinations where at least some of such features and/or steps are mutually exclusive.

5 Each feature disclosed in this specification (including any accompanying claims, abstract and drawings), may be replaced by alternative features serving the same, equivalent or similar purpose, unless expressly stated otherwise. Thus, unless expressly stated otherwise, each feature disclosed is one example only of a generic series of equivalent or similar features.

10

 The invention is not restricted to the details of the foregoing embodiment(s). The invention extends to any novel one, or any novel combination, of the features disclosed in this specification (including any accompanying claims, abstract and drawings), or to any novel one, or any
15 novel combination, of the steps of any method or process so disclosed.

CLAIMS

1. A voltage regulator circuit comprising:

5 an AC input having first and second input terminals for receiving an AC input signal;

an AC output having first and second output terminals for outputting an AC output signal; and

10

switching means for alternately connecting and disconnecting the input terminals with the output terminals so as to allow or prevent transmission of the input signal to the output, the switching means arranged to switch in response to a control signal,

15

2. A voltage regulator circuit according to claim 1 wherein a said control signal is of a frequency higher than a frequency of said AC input signal.

3. A voltage regulator circuit according to claim 1 or 2, further
20 comprising a control means for generating the control signal for controlling the switching means.

4. A voltage regulator circuit according to any one of the preceding claims, in which by varying a parameter of the control signal, a time in which
25 the input is connected to the output, and consequently the time in which the AC input signal is transmitted to the output to appear as the output signal, can be varied.

5. A voltage regulator circuit according to any one of the preceding claims, in which a voltage of the output signal may be controlled by varying one or more parameter(s) of the control signal.
- 5 6. A voltage regulator according to claim 5, in which a said parameter of the control signal comprises a duty cycle and/or a phase relationship.
7. A voltage regulator according to any one of the preceding claims wherein, the switching means comprises a first switching means and a second
10 switching means.
8. A voltage regulator according to claim 7 in which said first switching means is connected between said first input terminal and said first output terminal.
15
9. A voltage regulator according to claim 7 or 8 in which said second switching means is connected between said second input terminal and said first output terminal.
- 20 10. A voltage regulator according to any one of claims 7 to 9, in which the first switching means operates to alternately connect and disconnect the first input terminal with the first output terminal.
- 25 11. A voltage regulator according to any one of claims 7 to 10, in which the second switching means acts to alternately connect and disconnect the first output terminal with at least one of the second input terminal and/or the second output terminal.

12. A voltage regulator according to any one of claims 7 to 11, in which the first and second switching means are alternately switched during a single cycle of a control signal.
- 5 13. A voltage regulator according to any one of claims 7 to 12, in which the first and second switching means operate alternately, such that when the first switching means is connective, the second switching means is non connective and vice versa.
- 10 14. A voltage regulator according to any one of claims 7 to 13, in which the first and second switching means are simultaneously each non connecting for a predetermined time in each cycle of the control signal.
- 15 15. A voltage regulator according to any one of claims 7 to 14, in which in one control signal cycle in which the first and second switching means are alternately turned ON and OFF, the ratio of the duration in which the first switching means is turned ON, to the duration in which the second switching means is turned ON, is variable.
- 20 16. A voltage regulator according to any one of the preceding claims, wherein the switching means operate with a control signal cycle having a frequency in the range 1KHz to several MHz, for example 30 MHz.
- 25 17. A voltage regulator according to any one of the preceding claims wherein an input frequency of the AC input supply lies in the range DC to 500Hz.

18. A voltage regulator according to any one of the preceding claims, in which said control means comprises a pulse width modulation circuit responding to an input from means such as a potentiometer, computer, a feedback circuit or a combination of the aforesaid.
- 5
19. A voltage regulator according to claim 18, in which the control means provides a control signal comprising a pulse width modulated signal having a frequency in the range of the operating frequency of the switching means.
- 10
20. A voltage regulator circuit according to claim 19, wherein said range of the operating frequency is substantially 1KHz to several MHz, for example 30 MHz.
21. A voltage regulator appendant to claim 7, in which said first switching means comprise first and second electronic switches.
- 15
22. A voltage regulator according to claim 21, in which said first and second electronic switches each comprise a transistor or other semiconductor switching device, operable in response to a said control signal.
- 20
23. A voltage regulator circuit according to claims 21 or 22, in which said first and second switching means are connected between said first and second input terminals, the first and second switching means being connected at a common connection node, which is also connected to said first AC output
- 25
- terminal.

24. A voltage regulator circuit according to claim 23, comprising means for dissipating current from said common node, when said first and second switching means are both non conductive, or "OFF".
- 5 25. A voltage regulator circuit according to claim 24, in which said current dissipating means comprise one or a plurality of diodes.
26. A voltage regulator circuit according to claim 25, in which said current is arranged to dissipate via a single transistor and a single diode at any given
10 time.
27. A voltage regulator circuit according to claim 25 or 26, in which a said switch and a said diode are included in a single integrated circuit.
- 15 28. A voltage regulator circuit according to any one of the preceding claims, in which there is provided a filter between the output terminal and the input terminal.
29. A voltage regulator circuit according to claim 28, in which said filter
20 is provided between the switching means and the output.
30. A voltage regulator circuit according to claim 29, wherein said filter comprises an inductor and a capacitor.
- 25 31. A voltage regulator circuit according to claim 30, in which the inductor is connected serially between the switching means and the first or second output terminal.

32. A voltage regulator according to claim 30 or claim 31, in which the capacitor is connected in parallel with the first and second output terminals.

5 33. A transformer circuit for transforming an input signal having an input voltage to an output signal having an output voltage, the transformer circuit comprising:

an input having first and second input terminals for receiving the input signal;

10

an output having first and second output terminals for outputting the output signal;

15 switching means for alternately connecting and disconnecting the input terminals with the output terminals so as to allow or prevent transmission of the input signal to the output, the switching means being arranged to switch in response to a control signal; and

20

an isolating transformer for isolating the input from the output.

34. A transformer circuit according to claim 33, wherein said input signal comprises a signal of variable voltage.

25 35. A transformer circuit according to claim 33 or 34, in which said input comprises an AC or a DC signal.

36. A transformer circuit according to any one of claims 33 to 35, in which said output signal comprises a signal of varying voltage with time.

37. A transformer circuit according to any one of claims 33 to 36, in which said output signal comprises an AC or a DC signal.
- 5 38. A transformer circuit according to any one of claims 33 to 37, in which said switching means comprise an input switch between the input and a primary of said transformer and an output switch between the output and a secondary of said transformer.
- 10 39. A transformer circuit according to any one of claims 33 to 38 in which said input switch is controllable in response to an input control signal and said output switch is controllable in response to an output control signal.
- 15 40. A transformer circuit according to any one of claims 33 to 39, in which said input switch is arranged to connect and disconnect said input signal with said transformer primary in response to said input switch control signal.
- 20 41. A transformer circuit according to any one of claims 33 to 40, in which said output switch is arranged to connect said secondary transformer winding with said output in response to said output switch control signal.
- 25 42. A transformer circuit according to any one of claims 33 to 41, in which by controlling a parameter of said input switch control signal, a time proportion between a period of connection of said input signal with said transformer primary and a period of disconnection of said input signal with said primary may be varied.
43. A transformer circuit according to any one of claims 33 to 42, in which by controlling a parameter of said output switching signal, a proportion

between a period of connection of said transformer secondary with said output and a period of disconnection between said transformer secondary and said output may be controllably varied.

5 44. A transformer circuit according to any one of claims 33 to 43, in which by varying of said parameter of said input switch control signal and/or said output switch control signal, an rms voltage of said output signal may be controllably varied.

10 45. A transformer circuit according to any one of claims 33 to 44, having a filter comprising a capacitor connected between the first and second output terminals, and an inductor, connected in series with the first output terminal between the first output terminal and the switching means.

15 46. A transformer circuit according to any one of claims 33 to 45, comprising means for dissipating current from said switching means during a dead time of said switching means.

20 47. A transformer circuit according to claim 46, wherein said means for dissipating current comprises one or a plurality of diodes.

25 48. A method of transforming or regulating an input signal having an input voltage to produce an output signal having an output voltage, the method comprising the steps of alternately allowing or preventing transmission of the input signal by means of a switch, the switch being controllable to vary the ratio of the time periods in which the input signal is transmitted or prevented, within a switching cycle.

49. A voltage regulator circuit, a transformer circuit, or a method of transforming or regulating an input signal substantially as herein described with reference to figures 6 to 10 of the accompanying drawings.

34

Patents Act 1977
Examiner's report to the Comptroller under Section 17
(The Search report)

Application number
 GB 9510526.8

Relevant Technical Fields

- (i) UK Cl (Ed.N) H2F (FMDRT, FXT)
 (ii) Int Cl (Ed.)

Search Examiner
 MR B EDE

Date of completion of Search
 15 DECEMBER 1995

Databases (see below)

- (i) UK Patent Office collections of GB, EP, WO and US patent specifications.

Documents considered relevant following a search in respect of Claims :-
 1-32

(ii)

Categories of documents

- | | |
|--|---|
| <p>X: Document indicating lack of novelty or of inventive step.</p> <p>Y: Document indicating lack of inventive step if combined with one or more other documents of the same category.</p> <p>A: Document indicating technological background and/or state of the art.</p> | <p>P: Document published on or after the declared priority date but before the filing date of the present application.</p> <p>E: Patent document published on or after, but with priority date earlier than, the filing date of the present application.</p> <p>&: Member of the same patent family; corresponding document.</p> |
|--|---|

Category	Identity of document and relevant passages		Relevant to claim(s)
X	GB 2279514 A	(STRAND LIGHTING) see especially Figure 10	1-15 at least
X	GB 2265771 A	(ASTEC) see especially Figure 4	1-22 at least
X	GB 2258351 A	(MOTOROLA) see 16, 18, 26, 28 the Figure	1-32
X	GB 2207565 A	(SUNDSTRAND) see Q1, Q2, L, C2, Figure 1	1-22 at least
X	GB 2200803 A	(SUNDSTRANT) see Q1, Q2, L1, C2, Figure 3	1-32
X	GB 2050081 A	(TOKYO SHIBAURA) sec 3, Figure 1	1-7

Databases: The UK Patent Office database comprises classified collections of GB, EP, WO and US patent specifications as outlined periodically in the Official Journal (Patents). The on-line databases considered for search are also listed periodically in the Official Journal (Patents).

35

Patents Act 1977**Examiner's report to the Comptroller under Section 17
(The Search report) Search Report For Further Search
Case No 2, Claims 33-47**Application number
GB 9510526.8**Relevant Technical Fields**

(i) UK Cl (Ed.N) H2F (FMDRT, FXT)

(ii) Int Cl (Ed.)

Search Examiner
MR B EDEDate of completion of Search
18 DECEMBER 1995**Databases (see below)**(i) UK Patent Office collections of GB, EP, WO and US
patent specifications.

(ii)

Documents considered relevant
following a search in respect of
Claims :-
33-47**Categories of documents****X:** Document indicating lack of novelty or of
inventive step.**Y:** Document indicating lack of inventive step if
combined with one or more other documents of the
same category.**A:** Document indicating technological background
and/or state of the art.**P:** Document published on or after the declared priority
date but before the filing date of the present
application.**E:** Patent document published on or after, but with
priority date earlier than, the filing date of the present
application.**&:** Member of the same patent family; corresponding
document.

Category	Identity of document and relevant passages		Relevant to claim(s)
X	GB 2271226 A	(GENERAL ELECTRIC) see Figures 1, 4-6	33-38
X	GB 2265771 A	(ASTEC) see Figures 7A-10	33-47
X	GB 2177556 A	(ISE) see Figures 1, 2 and 5	33-38
X	GB 2170663 A	(B.E. ATTWOOD) see Figure 2	33-38
X	GB 2137030 A	(VARIAN) see Figures 1, 3-5 and 7	33-38

Databases: The UK Patent Office database comprises classified collections of GB, EP, WO and US patent specifications as outlined periodically in the Official Journal (Patents). The on-line databases considered for search are also listed periodically in the Official Journal (Patents).

